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Abstract—This paper proposes RPPM which, based on a microarchitecture-independent profile of a multithreaded application,
predicts its performance on a previously unseen multicore platform. RPPM breaks up multithreaded program execution into epochs
based on synchronization primitives, and then predicts per-epoch active execution times for each thread and synchronization overhead
to arrive at a prediction for overall application performance. RPPM predicts performance within 12% on average (27% max error)
compared to cycle-level simulation. We present a case study to illustrate that RPPM can be used for making accurate multicore design
trade-offs early in the design cycle.
F
1 INTRODUCTION
Simulation is the predominant methodology for computer archi-
tects to evaluate new processor architectures. Unfortunately, sim-
ulation is extremely time-consuming, especially when simulating
multicore hardware. Analytical performance modeling is an attractive
alternative especially at early stages of the design cycle to make
high-level design decisions which can then later be refined through
cycle-level simulation [6], [7], [9], [12]. The current state-of-the-
art in (mechanistic) analytical performance modeling [12] collects
microarchitecture-independent characteristics of an application, based
on which it predicts performance for a range of previously unseen
architectures. This prior work unfortunately is limited to single-core
processors.
Straightforward extensions of this prior work towards multi-
threaded applications running on multicore hardware further motivates
this work. Predicting multi-threaded application performance based
on only the main thread or only the critical thread leads to an average
performance prediction error compared to detailed simulation of 24%
and 21%, respectively, and a maximum error above 110%. There are
two reasons for the poor accuracy: (i) it does not model contention in
shared resources and (ii) it does not model synchronization overhead.
Prior work in multicore performance prediction does not model
these inherent multithreaded workload properties [8] or focuses on
predicting application performance under strong scaling [10].
We propose RPPM for predicting multithreaded application per-
formance on multicore hardware. A profiler collects a set of charac-
teristics that capture the workload’s behavior in a microarchitecture-
independent way. The profile contains per-thread characteristics, as
for the single-threaded model, as well as characteristics that affect
inter-thread interactions, including shared memory access behavior
and synchronization. The profile is then used to predict performance
on a previously unseen multicore architecture. A key feature of RPPM
is that the profile needs to be collected only once, from which the
performance of a range of multicore architectures can be predicted.
Although the profile is measured during a particular multithreaded
execution, and therefore it may be subject to a particular inter-thread
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interleaving, we find it to enable accurate performance prediction
across architectures.
We evaluate the accuracy of RPPM against cycle-level simulation
for all the OpenMP multi-threaded Rodinia benchmarks. RPPM
predicts performance within 12% on average (27% max error) for
a quad-core processor. We demonstrate the usefulness of RPPM to
quickly identify the optimum among five design points with the same
peak performance (in operations per second).
2 BACKGROUND
In this section, we provide a brief background on microarchitecture-
independent analytical performance modeling for single-threaded ap-
plications; we refer the reader to [12] for a more elaborate exposition.
We next describe naive extensions to this prior work to predict
multithreaded application performance.
2.1 Single-Threaded Performance Model
The single-threaded model consists of two steps. In the profiling
step, we use a Pin tool to collect an application profile containing
only microarchitecture-independent statistics. In the prediction step,
these statistics are used as input to the analytical model to predict the
execution time on a particular processor configuration. Execution time
for a single thread running on an out-of-order processor is predicted















We distinguish four components in the model:
Instruction-level parallelism: The Base component is obtained by
dividing the number of micro-ops (N ) by the effective dispatch rate
(Deff). The effective dispatch rate is a function of the width of the
front-end pipeline, the available ILP in the application and the amount
of contention in the functional units.
Branch misprediction: The Branch component quantifies the lost
cycles due to branch mispredictions and is computed as the number
of mispredictions (mbpred) times the branch resolution time (cres)
or the time between the branch being dispatched from the front-
end pipeline into the back-end (issue queue and reorder buffer), and
the branch being executed. Prior work profiles branch behavior in
a microarchitecture-independent way using the information theoretic
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notion of entropy [4], and uses this entropy profile to predict the
branch misprediction rate for a particular branch predictor.
Instruction cache: The I-cache component quantifies the impact
of instruction cache misses and is computed as the product of the
cache miss rate at each level (mILi) and the respective miss latency
(cLi+1). The cache miss rates are predicted based on reuse distance
distributions using StatStack [5].
Long-latency loads: The D-cache component quantifies the time the
core stalls waiting for main memory requests to resolve as a result of
long-latency load misses. This component is computed as the product
of the number of last-level cache misses due to load instructions
(mLLC ) and the average memory access latency (cmem), divided by
the amount of memory-level parallelism (MLP) or the average number
of outstanding long-latency load misses if at least one is outstanding.
MLP is computed using a microarchitecture-independent model as
described in [11].
2.2 Naive Extensions for Multithreaded Applications
We now discuss two naive extensions of this prior work to predict the
execution time of multithreaded applications running on a multicore
processor. In the evaluation, we will compare RPPM’s accuracy
against these approaches.
MAIN: In this approach, we only profile the main thread. We
define the main thread as the thread that gets initiated upon pro-
gram execution; this thread completes the initialization phase before
creating the other worker threads, and finalizes the execution once
the worker threads have finished their execution. We apply the single-
threaded model as described above to predict the execution time of
the main thread. The predicted execution time for the main thread is
then a prediction for the overall execution time of the multithreaded
application.
CRIT: The second approach profiles all application threads separately
instead of only the main thread. After using the model to predict the
execution time of every thread, the thread with the longest execution
time will be marked as the critical thread. We then use the predicted
execution time of the critical thread as a prediction for the overall
execution time of the multithreaded application.
Both these naive extensions do not properly take synchronization
into account. Nor do they account for interference in shared resources
and cache coherence effects. RPPM models both synchronization and
shared resource interference, as we describe next.
3 RPPM
RPPM predicts multithreaded application performance using two key
components: (1) a profiler that collects microarchitecture-independent
statistics including per-thread characteristics, shared memory access
behavior and synchronization events, and (2) a rapid prediction tool
that takes these statistics as input and predicts multithreaded execution
time on a particular multicore processor architecture. Note that RPPM
assumes the same number of threads during profiling as there are
cores in the processor architecture for which we make the prediction.
However, a single profile can be used to predict performance for
a range of multicore architectures while varying clock frequency,
pipeline width and depth, window and buffer sizes, cache sizes, etc.
3.1 Microarchitecture-Independent Profiling
Profiling is done using a Pin tool that collects a range of
microarchitecture-independent statistics. Some of these are the same
as in the single-threaded model, e.g., statistics that relate to an
individual thread’s execution such as branch behavior and ILP. To be
able to model multithreaded execution performance, we in addition
need to profile synchronization behavior as well as memory system
behavior.
Synchronization: We track all synchronization events (barriers,
critical sections, etc.) by tracking specific library function calls.
(a) Profiling
?
(b) Phase 1 (c) Phase 2
Fig. 1: RPPM predicts multithreaded execution time in three steps: (a)
We profile an application’s synchronization behavior and per-epoch
statistics for each thread. We then predict an application’s execution
time (b) by predicting per-epoch active execution times for each active
thread, and (c) by estimating the impact of synchronization on overall
application performance.
More specifically, OpenMP lets the programmer mark a for loop
with a #pragma telling the OpenMP runtime to execute the
loop in parallel. The compiler will insert a function call (e.g.,
gomp_team_barrier_wait) to mark a barrier. We capture these
function calls in the profiler and log the location of the call in
the application’s synchronization profile. To be able to distinguish
different synchronization events, we track the function arguments.
For example, the function gomp_team_barrier_wait will pass
the barrier (gomp_barrier_t) as a pointer, and by tracking these
function arguments we keep track of which specific barrier a thread is
waiting for.
Multithreaded StatStack: In this work we use a multithreaded
extension of StatStack [1] to estimate cache miss rates using a
multi-threaded microarchitecture-independent reuse distance profile.
StatStack collects a per-thread distribution of the reuse distance
between two references (by any thread) to the same memory location.
The extension to multithreaded applications enables predicting both
positive and negative interference in shared caches as well as cache
coherence effects. StatStack keeps track of the data accessed by all
threads to create a profile about the memory behavior for each thread
and how it impacts the memory behavior of other threads through the
shared cache and the coherence protocol.
Putting it together: Figure 1(a) illustrates how profiling is done.
Synchronization events (barriers in this example) delineate different
epochs. We collect a separate profile per epoch for each thread. This
profile then serves as input to the prediction model, which we describe
next.
3.2 Multithreaded Performance Prediction
The multithreaded performance model itself operates in two phases.
The first phase (Figure 1b) predicts the active execution time for each
thread in-between synchronization events. The second phase (Fig-
ure 1c) accounts for synchronization events and introduces predicted
synchronization overhead to predict overall execution time.
Per-epoch active execution time: We use the microarchitecture-
independent profile to predict per-epoch active execution times for
each thread. To do so, we use Equation 1 from the single-threaded
model. Although we use the same equation, some of the numbers
that serve as input to the model need to be computed differently. In
particular, we need to account for the impact shared resources and
cache coherence may have on per-thread performance as interference
may have a positive or negative impact on overall performance.
As mentioned before, we leverage a multithreaded extension of
StatStack [1] to model shared caches and their impact on performance.
In particular, for estimating the number of cache misses to a private L1
or L2 cache, StatStack checks whether the memory locations accessed
by one thread are written by any other thread in-between the two
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Algorithm 1 Estimating synchronization overhead
1: while not finished do
2: for Thread T in sorted(Threads, shortestTimeFirst()) do
3: if not isBlocked(T) then
4: Proceed T to next synchronization event
accesses. If so, write invalidation is detected, which results in a cache
miss for the second access. Because the access time to a private cache
is relatively small, the model assumes this latency can be hidden to
some extent through out-of-order execution, affecting the estimated
effective dispatch rate (Deff) in the base component in Equation 1.
To estimate the number of cache misses in the shared last-level
cache (mLLC ), all memory accesses by all threads are taken into
account. More specifically, StatStack considers the distribution of all
reuse distances by all threads as input to predict the cache miss rate
in the LLC. This accounts for both positive interference (one thread
bringing in data for another thread, shortening average memory access
time) and negative interference (one thread evicting data brought in
by another thread, increasing average memory access time).
It is worth noting that although the reuse distance distributions
used by StatStack are measured during a particular profiling run on
a particular machine — the distributions may therefore be subject to
a particular inter-thread interleaving — StatStack models these inter-
thread interactions in a statistical way making the specific ordering
during profiling less critical. Moreover, we find that different distri-
butions collected during different profiling runs lead to very similar
performance predictions.
Synchronization overhead: The overall execution time of a mul-
tithreaded application is predicted by combining the predicted per-
epoch active execution times for each of the threads with the predicted
synchronization overhead.
Estimating synchronization overhead is done using Algorithm 1.
We identify the thread with the shortest total execution time (active
and idle time) thus far that is not blocked by the next synchronization
event and symbolically proceed it to this next event. We emulate the
execution behavior at each synchronization event and we repeat this
process until all threads reach the end of execution and the application
finishes. At the end of the symbolic execution, the critical path through
the execution determines the application’s execution time.
During the symbolic execution while emulating a synchronization
event, we calculate the number of cycles a thread spends waiting
for other threads, not making forward progress. We account for the
following synchronization events:
• Thread creation: The main thread is created at application start-up
time; all other threads are therefore initially marked as ‘blocked’.
When the main thread creates a new thread, the thread is ‘un-
blocked’ and its start time is set accordingly.
• Critical sections: A critical section is a code segment that has to be
executed atomically, by one thread at a time. We mark accessing
and leaving a critical section as a synchronization event. Before a
thread is allowed to enter a critical section, the symbolic execution
verifies that no other thread is currently executing that same critical
section. If so, the thread blocks waiting for the critical section to be
released. Once released, the thread is allowed to proceed and enter
the critical section. The waiting time and the actual execution time
of the critical section determines overall execution time.
• Barriers: A barrier is a place in the code where all threads need to
wait for each other to finish the execution of their respective code
segment. When a thread arrives at a barrier it checks whether the
conditions of the barrier are met. When the conditions are not met,
the thread blocks itself and waits. The last thread arriving at the
barrier releases the barrier and determines the execution time of the
inter-barrier epoch.
• Thread joining: The behavior of a join is similar to a barrier with
two threads, i.e., the execution time of the longest running thread













NW 16k x 16k
Particlefilter 128 x 128 x 10
Pathfinder 1M x 1k
SRAD 2048
Streamcluster 256k
TABLE 2: Simulated architecture configurations.
Smallest Small Base Big Biggest
frequency [GHz] 5.00 3.33 2.50 2.00 1.66
dispatch width 2 3 4 5 6
ROB size 32 72 128 200 288
issue queue size 16 36 64 100 144
branch predictor 4 KB, tournament
L1-I cache 32 KB, 4-way, private
L1-D cache 32 KB, 4-way, private
L2 cache 256 KB, 8-way, private
LLC 8 MB, 16-way, shared
determines when the join happens. The difference in execution time
is added as idle time to the shortest thread.
This is not a complete list of all possible synchronization events, but a
list of all events encountered in our benchmark suite. Nevertheless, we
are convinced that this approach will be suitable for unlisted events
like semaphores or even indirect synchronization.
This is further illustrated in Figure 1c. Active execution time is
depicted by a box; waiting time is depicted by a dashed line; overall
execution time is determined by the slowest thread in-between syn-
chronization events. In particular, the execution time of the first inter-
barrier epoch is determined by the third thread; the execution time
of the second inter-barrier epoch is determined by the second thread;
overall execution time is predicted by summing up the predicted inter-
barrier execution times and the main thread’s execution times when it
is running alone.
4 EXPERIMENTAL METHODOLOGY
Benchmarks: We consider all the benchmarks from the Rodinia
benchmark suite v3.1 [3]. We use the OpenMP implementations and
predict the execution time of the parallel region of interest (ROI),
which starts after initialization and ends before finalization by the
main thread; multiple threads co-execute in the ROI.
Data inputs: We select input data sets for all benchmarks that lead
to reasonable simulation times while executing a sufficient number of
instructions in the ROI, see Table 1. Our benchmarks execute between
50 million to 50 billion instructions in the ROI, with LLC MPKI
values ranging up to 40, and MLP ranging up to 5.3 for backprop.
Simulator: We evaluate RPPM’s accuracy as follows. We first simu-
late the benchmarks using the Sniper multicore simulator [2], which is
a state-of-the-art, parallel and hardware-validated multicore simulator.
We simulate the Base multicore configuration as specified in Table 2,
unless mentioned otherwise. These simulated execution times results
serve as the golden reference.
Profiling: We also profile the benchmarks and subsequently predict
execution time for our benchmarks using RPPM for the exact same
multicore architecture that we simulated using Sniper. We then com-
pute the error between the simulated and predicted execution times.
Profiling is done using the same number of threads on an Intel Xeon
Sandy Bridge (E5-2420).
5 EVALUATION
We compare RPPM against two naive extensions of the previously
proposed single-threaded performance model, MAIN and CRIT, see
Figure 2. For MAIN, the execution time of the main thread is predicted
and used as a prediction for overall application performance. This
leads to an average absolute prediction error of 24% with several
outliers above 40%. Predicting the execution time for all threads and
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Fig. 3: Cycles stacks by RPPM (left) normalized to simulation (right).
then taking the execution time of the slowest thread (critical thread)
as a prediction for overall application performance, as done by CRIT,
brings the error down to 21% on average. CRIT improves prediction
accuracy significantly for particlefilter which is highly imbalanced
with the main thread being active for only 25% of the total execution
time.
RPPM clearly outperforms MAIN and CRIT with an average
absolute error of 12% and a maximum error of 27%. RPPM accurately
predicts which thread is the most critical thread between synchro-
nization events which leads to an overall more accurate performance
prediction than MAIN and CRIT.
To help understand where the remaining error is coming from,
Figure 3 illustrates the average per-thread cycle stacks normalized
to simulation. The remaining error is due to inaccurate predictions
for the Base component (e.g., cfd), the mem-D component (e.g.,
backprop) or both (e.g., nw). These inaccuracies originate from
the single-threaded prediction model and/or the extended memory
hierarchy model, which indirectly leads to incorrect predictions for
the synchronization component.
6 CASE STUDY
We now consider the following case study to illustrate RPPM’s
usefulness. We profile each of the benchmarks once and predict
performance for five different configurations as listed in Table 2.
We change processor width from 2 to 6 (and scale ROB and issue
queue resources accordingly) and change clock frequency from 5 to
1.66 GHz across these design points, while keeping the maximum
number of operations that can be executed per second constant.
We use RPPM to identify the design points that are within a
bound of x% of the predicted optimum, see Table 3. If the bound
is set to 0%, only the best design point is identified by RPPM.
If the bound is larger then 0%, all design points within the bound
are identified by RPPM and simulation will select the best one. The
average deficiency (performance difference) versus the real optimum
is 1.95% (see bottom row) and up to 19.1% for streamcluster. Setting
a higher bound of 5% increases the number of predicted optimum
design points (up to 2 for some benchmarks, see rightmost column)
but brings down the deficiency of the identified design points to the
true optimum to at most 1.97% for pathfinder.
7 CONCLUSIONS
In this paper, we proposed RPPM which takes microarchitecture-
independent characteristics as input to predict performance of mul-
TABLE 3: Case study: Predicting the optimum design point.
Bound 0% < 1% < 3% < 5%
backprop 0.00% 1 0.00% 1 0.00% 1 0.00% 1
bfs 0.00% 1 0.00% 1 0.00% 1 0.00% 2
cfd 0.00% 1 0.00% 1 0.00% 1 0.00% 1
heartwall 0.00% 1 0.00% 1 0.00% 1 0.00% 1
hotspot 0.00% 1 0.00% 1 0.00% 1 0.00% 1
kmeans 0.00% 1 0.00% 1 0.00% 1 0.00% 2
lavaMD 0.00% 1 0.00% 1 0.00% 1 0.00% 1
leukocyte 0.00% 1 0.00% 1 0.00% 1 0.00% 1
lud 0.00% 1 0.00% 1 0.00% 1 0.00% 1
myocyte 0.00% 1 0.00% 1 0.00% 1 0.00% 1
nn 0.00% 1 0.00% 1 0.00% 1 0.00% 1
nw 10.15% 1 10.15% 1 10.15% 1 0.00% 2
particlefilter 0.00% 1 0.00% 1 0.00% 1 0.00% 1
pathfinder 1.97% 1 1.97% 1 1.97% 1 1.97% 2
srad 0.00% 1 0.00% 1 0.00% 1 0.00% 1
streamcluster 19.11% 1 0.00% 2 0.00% 2 0.00% 2
average 1.95% 0.76% 0.76% 0.12%
tithreaded applications on a previously unseen multicore platform.
RPPM extends prior work by modeling per-epoch active execution
times per thread (including the impact of shared resource interference
and cache coherence on per-thread performance) and synchronization
overhead due to barriers and critical sections. RPPM predicts per-
formance within 12% on average (27% max). A case study illustrates
RPPM’s usefulness to evaluate multicore microarchitecture trade-offs.
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